|
Dr. Jeorge Hurtarte Senior Director (SoC semiconductor Test) at Teradyne Co-Chair of IEEE HIR Test Technology Working Group SEMI North America Advisory Board Member |
|
讲师简介 / Speaker Bio Dr. Jeorge Hurtarte is Senior Director, SoC Semiconductor Test, at Teradyne. He is a hands-on business leader, technologist, marketer, engineer and professor with more than 35 years of experience in the semiconductor industry. Jeorge has held various technical, management and executive positions at Teradyne, Lam Research, LitePoint, TranSwitch, Rockwell Semiconductors, and Johnson Controls. He holds PhD and B.S. degrees in electrical engineering, a M.S. in Telecommunications, M.S. in Computer Science, and an M.B.A. He is also a graduate of Harvard Business School's Advanced Management Program for executives. Jeorge has served in the Advisory Board of Directors of the Global Semiconductor Alliance, TUV Rheinland of North America, and the NSF’s Wireless Internet Center for Advanced RF Technology. Jeorge is currently the co-chair of the IEEE Heterogeneous Integration Roadmap (HIR) Test Working Group, and a member of the SEMI North America Advisory Board. Dr Hurtarte is also a visiting professor at the University of California, Santa Cruz, and at the University of Phoenix. He is also the lead co-author of the book Understanding Fabless IC Technology, holds several patents, and is a frequent thought-leadership speaker at semiconductor industry events. In addition, he is a licensed Professional Electrical Engineer in the State of California. |
|
