I am Xingchen Mu, a senior process engineer at JCET Microelectronics (Jiangyin) Co., Ltd. My research focuses on advanced packaging and 3D heterogeneous integration, including CMP process, hybrid bonding, and interface material characterization. I have rich engineering experience in semiconductor process integration for high-density packaging.
Let me know if you need further information or revisions.
