

SELECTIVE WET-ETCHING OF GESI IN MULTI-LAYER GESI/SI STACKS

Jiajia Tian^{1,2}, Zhijun Cao², Qingzhu Zhang^{2*}, Cinan Wu¹, Zhaohao Zhang², Huaxiang Yin²

1. College of Big Data and Information Engineering, Guizhou University Guiyang 550025, China;

2. Key Laboratory of Microelectronic Devices and Integration Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China;

*Corresponding Author's Email: zhangqingzhu@ime.ac.cn; cnwu@gzu.edu.cn

ABSTRACT

In this paper, the channel release process of stacked gate-all-around (GAA) nanosheet (NS) devices fabricated based on the epitaxial scheme is investigated extensively. The effects of annealing temperatures, thicknesses of the GeSi layers and liquid nitrogen processing on the wet selective etching of GeSi in multi-layer GeSi/Si samples are mainly studied. It is found that the corrosion rate of the GeSi in GeSi/Si stacks samples first decreases and then increases with the increase of rapid thermal annealing (RTA) temperatures, and the corrosion rate is the slowest at 600°C. In addition, the thicker the epitaxial GeSi, the faster the corrosion rate. Furthermore, we found that the corrosion rate of the samples after liquid nitrogen processing treatment was faster than that without treatment. The research provides a good reference significance for the design and manufacture of advanced stacked GAA Si NS devices.

INTRODUCTION

With continuous scaling integrated circuits (ICs) along the Moore's law, Conventional fin field effect transistors (FinFET) devices faces more complex fabrication process, non-uniform threshold voltage and serious mobility degradation[1-4]. stacked gate-all-around (GAA) Si nanosheet (NS) FET has been considered as one of the most promising candidates for 3nm node and beyond[5-7]. However, the stacked GAA Si NS FET also faces many challenges, such as selective Si NS channel release, new stack parasitic channel suppression approach and the risk of Ge contaminations[8].

In this paper, the effect of the rapid thermal annealing (RTA) temperature and thickness of GeSi layer on selective wet-etching of GeSi in GeSi/Si layer was studied in detail. It is found that the corrosion rate of the GeSi layer in laminated samples first decreases and then increases with the increase of RTA temperatures, and the thicker the epitaxial GeSi, the faster the corrosion rate. In addition, we found that the corrosion rate of the samples after liquid nitrogen processing treatment was faster than that without treatment.

EXPERIMENTAL

8 inches *p*-type Si <100> wafers were used with 8-12 Ω•cm resistivity. The wafers was load into a ASME2000 plus pressure reduced pursue chemical vapor deposition (RPCVD) tool for epitaxial growth of multi-layer GeSi/Si stacks after removing the native oxide (see fig 2 (e)). In order to observe

and analyze the selective etching results of multilayer GeSi/Si layers, a rectangular arrays with spacing of 4μm were formed by lithography and etching processes (see fig.1 (g)). After epitaxial of multi-layer GeSi/Si stacks, the samples was cut into small species and annealed at different RTA temperatures (500°C, 600°C, 700°C, 800°C, 900°C and 1000°C) for 30s. In the flowing step, a mixed solution of HF(6%) : H₂O₂(30%):CH₃COOH(99.8%)=1:2:3 holding for 24 hours was used to etch the samples with different annealing temperatures and GeSi thickness [9]. The etched samples were characterized by scanning electron microscope (SEM) to observe the etching morphology and measure the etch depths.




Fig.1 Fabrication flow of the stacked GeSi/Si samples

RESULTS AND DISCUSSION

Fig. 2 is SEM images of the corroded GeSi samples after different RTA temperatures and corresponding etching lengths of the GeSi layers is show in Fig. 3. As can be seen from the images, the etching lengths exhibits firstly decreases, and then increases with the increase of RTA temperatures. The corrosion rate is the slowest at 600 °C [10]. As the epitaxial growth temperature of GeSi/Si stacks is 650 °C, it deviates from the growth temperature of epitaxial lamination regardless of high or low temperature annealing. The RTA annealing leads to part of the stress is released, which generates more defects at the GeSi/Si interface and increases the corrosion rate of GeSi layer. When the annealing temperature is 1000 °C, the thickness of Si layer becomes thinner and exhibits a little "warping" (see fig. 2 (f)).




Fig.2 SEM images of the corroded GeSi samples after different RTA temperatures




Fig.3 Variation of the corrosion depths of the GeSi layer after different RTA temperatures for 8 min.

In addition, the thickness of GeSi layer in the GeSi/Si stacks determines the spacing of the final stacked GAA Si NS channel, which would affect channel morphology and high-k/metal gate (HK/MG) filling. So the thicknesses of the GeSi layer (5nm, 10nm and 20nm) on the etching rate is also investigated, and the 20 nm Si layer acts as the interlayer between the GeSi layers. Fig.4 shows the SEM images of different corrosion times (1min, 3min, 5min, 7min, 9min, 11min and 13min, respectively) and the corresponding etching lengths of different GeSi thicknesses as an function of the etching times is shown in Fig.5 As can be seen from the images, the thicker the epitaxial GeSi, the faster the corrosion rate. In addition, the longer Si layers after more corrosion of GeSi layer are prone to "adhesion", and the thinner GeSi layer is more prone to "adhesion" because a greater surface tension of the liquid in a narrow space [11-12].




Fig. 4 SEM images of the corroded GeSi samples with different GeSi thicknesses.




Fig. 5 Variation of the corrosion depth of the GeSi layer with different GeSi thicknesses.

The effect of liquid nitrogen processing on the selective corrosion of GeSi/Si layers was also studied. Then GeSi/Si samples after heated to 125°C, were put into liquid nitrogen processing rapidly. Finally, the samples treated with and without liquid nitrogen were corroded for 1min, 3min, 5min, 7min, 9min, 11min and 13min, and the SEM scanning figure as shown in fig.6 and fig.7, respectively. As can be seen from the images, both samples treated with and without liquid nitrogen achieve high selective ratio GeSi corrosion, but the corrosion footing effect after liquid nitrogen treatment is improved. Fig.8 shows the comparison of corrosion lengths with and without liquid nitrogen treatment. It can be seen that the etching depth with and without liquid nitrogen treatment is almost the same when the corrosion time is less than 2 min. However, the corrosion rate of samples treated with liquid nitrogen is faster than that without treatment when the etching time over 2 min. When the corrosion time exceed 8 min, the depth is greater than 300nm. The corrosion rates of both cavities begin to slow down because the reaction products in the deep cavity cannot exchange quickly, which limit the progress of the reaction. The above results shows that the thermal expansion coefficient of GeSi and Si materials treated with liquid nitrogen is different. The processing of liquid nitrogen caused the rupture of the GeSi/Si interfacial bond, resulting in a faster corrosion rate and improved the "footing" effect.




Fig.6 SEM images of stacked GeSi samples with different etching times after liquid nitrogen processing




Fig.7 SEM images of stacked GeSi samples with different etching times




Fig.8 Corrosion of the depths of the GeSi layer with or without liquid nitrogen processing.

CONCLUSION

In this paper, the effects of annealing temperature and GeSi thickness on the etching of stacked GeSi/Si layers were investigated extensively. It is found that the corrosion rate of laminated samples first decreases and then increases with the increment of rapid thermal annealing (RTA) temperatures, and the corrosion rate is the slowest at 600 °C. It is also found that the thicker the epitaxial GeSi layer, the faster the corrosion rate. The effect of liquid nitrogen processing on the selective corrosion of GeSi/Si layers was also studied. The processing of liquid nitrogen caused the rupture of the GeSi/Si interfacial bond, resulting in a faster corrosion rate and improved L "footing". The research provides a good significance reference for the design and manufacture of advanced stacked GAA Si NS devices.

ACKNOWLEDGEMENTS

This work was supported in part by the Pilot Project of the Chinese Academy of Sciences under grants E1XDC2X002, in part by the Joint Development Program of Semiconductor Technology Innovation Center (Beijing), Corp, in part by the Science and technology program of Beijing Municipal Science and Technology Commission under grants Z201100006820084, in part by the Youth Innovation Promotion Association, Chinese Academy of Sciences under grant Y9YQ01R004, in part by the National Natural Science Foundation of China under grants 61904194 and 6187032253. We thank the institute of microelectronics, Chinese Academy of Sciences (IMECAS) IC advanced technology center (ICAC) on its advanced 200 nm CMOS platform has completed the study.

REFERENCES

[1] Zhang, Q. , Yin, H. , Luo, J. , Hong, Y. , & Ye, T. . (2017). FOI FinFET with ultra-low parasitic resistance enabled by fully metallic source and drain formation on isolated bulk-fin. 2016 IEEE International Electron Devices Meeting (IEDM). IEEE.

[2] Zhang, Q. , Tu, H. , Yin, H. , Feng, W. , & Wang, W. . (2018). Si Nanowire Biosensors Using a FinFET Fabrication Process for Real Time Monitoring Cellular Ion Activities. 2018 IEEE International Electron Devices Meeting (IEDM). IEEE.

[3] Zhang, Z. , Xu, G. , Zhang, Q. , Hou, Z. , Li, J. , & Kong, Z. , et al. (2019). FinFET with improved subthreshold swing and drain current using 3nm ferroelectric Hf_{0.5}Zr_{0.5}O₂. IEEE Electron Device Letters, 1-1.

[4] Zhang, Q. , Li, J. , Tu, H. , Yi, H. , & Wang, W. . (2018). Self-aligned metallic source and drain fin-on-insulator FinFETs with excellent short channel effects immunity down to 20 nm gate length. 2018 China Semiconductor Technology International Conference (CSTIC).

[5] Mertens, H. , Ritzenthaler, R. , Hikavy, A. , Kim, M. S. , Tao, Z. , & Wostyn, K. , et al. (2016). Gate-all-around MOSFETs based on vertically stacked horizontal Si nanowires in a replacement metal gate process on bulk Si substrates. IEEE Symposium on Vlsi Technology. IEEE.

[6] Loubet, N. , Hook, T. , Montanini , P. , Yeung, C. W. , & Khare, M. . (2017). Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. 2017 Symposium on VLSI Technology. IEEE.

[7] Tiwari, S. , Dutt, A. , Joshi, M. , Nigam, P. , Beohar, A. , & Mathew, R.(2021).In-silico investigation of cyl. Gate-all-around (GAA) tunnel field effect transistor (t-FET) biosensor. IOP Conference Series: Materials Science and Engineering, 1166(1), 012045.

[8] Zhang, Q., Gu, J., Xu, R. , Cao, L., & Luo, J. . (2021). Optimization of structure and electrical characteristics for four-layer vertically-stacked horizontal gate-all-around si nanosheets devices. Nanomaterials, 11(2), 646.

[9] Carns T K , Tanner M O , Wang K L . CHEMICAL ETCHING OF Si1-XGEX IN HF-H2O2-CH3COOH. Journal of the Electrochemical Society, 1995, 142(4):1260-1266.

[10] Zhang Q, Tu H, Gu S, et al. Influence of Rapid Thermal Annealing on Ge-Si Interdiffusion in Epitaxial Multilayer Ge_{0.3}Si_{0.7}/Si Superlattices with Various GeSi Thicknesses. ECS Journal of Solid State Science and Technology, 2018, 7(11): P671-P676.

[11] Alberti G , Narducci R, Sganappa M. Effects of hydrothermal/thermal treatments on the water-uptake of Nafion membranes and relations with changes of conformation, counter-elastic force and tensile modulus of the matrix. Journal of Power Sources, 2008, 178(2): 575-583.

[12] Xia G., Hoyt J L. Si-Ge interdiffusion under oxidizing conditions in epitaxial GeSi heterostructures with high compressive stress. Applied Physics Letters, 2010, 96(12): 122107.