IMPACTS OF FERROELECTRIC PARAMETERS ON THE ELECTRICAL CHARACTERISTICS OF FEFET FOR LOW-POWER LOGIC AND MEMORY APPLICATIONS

Kaifeng Wang, Qianqian Huang*, Chang Su, Liang Chen, Mengxuan Yang, Ru Huang*

Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing 100871, CHINA

*Corresponding Author’s Email: hqq@pku.edu.cn; ruhuang@pku.edu.cn

ABSTRACT

Considering ferroelectric domain switching dynamics, the influences of ferroelectric (FE) parameters on ferroelectric field-effect transistor (FeFET) characteristics are thoroughly investigated and simulated. It is shown that both remnant polarization and coercive field of FE have non-monotonic relationships with the subthreshold swing (SS) and hysteresis of FeFET. Competition between polarization switching and depolarization effect is found to be the origin of the above phenomenon. Based on the analysis, design guideline of FeFET for both logic and memory applications are reconsidered.

Keywords—FeFET; Preisach theory; Domain switching dynamics

INTRODUCTION

The CMOS-compatible HfO₂-based FeFETs have attracted much attention in the past decade. The negative capacitance (NC) property of the FE layer in the gate stack can contribute to sub-60 mV/dec subthreshold swing (SS) in the FeFET, which makes it a possible candidate as a steep-slope logic device, while it faces the hysteresis issue [1]. When designed with a large hysteresis window, the FeFET can be used to memorize information as low-power non-volatile memories [2]. For logic applications, although the physical mechanism of NC effect is still under debate, more and more researchers have reported that the NC phenomenon is derived from the domain switching dynamics of ferroelectrics [1, 3]. However, the design guideline of ferroelectric parameters for the device performance optimization is still lacking from the perspective of dynamic NC theory. Moreover, to optimize its characteristics as a memory though ferroelectric parameters design is also in big necessity.

In this work, influence of ferroelectric parameters on FeFET characteristics are thoroughly investigated based on dynamic Preisach model by using TCAD simulation tools. Moreover, the SS and hysteresis optimization of FeFET are reconsidered for both logic and memory applications.

DEVICES STRUCTURE AND SIMULATION SCHEME

The structures and their parameters used in the simulation are shown in Fig. 1. A bulk planar Si MOSFET with a gate length of 100 nm and an equivalent oxide thickness of 0.5 nm is simulated. The only difference between the FeFET and the MOSFET in this work is the additional 10nm doped HfO₂ ferroelectric (FE) thin film in the gate stack. The ferroelectricity of the FE layer is described by the Preisach-based ferroelectric model implemented in Sentaurus TCAD [4] and this model has been proved its validity for doped HfO₂ based FeFETs [5]. The FE model parameters of doped HfO₂ ferroelectrics used in this work are the same as those in [6]. The FeFET is simulated by self-consistently solving the 2-D Poisson’s equation, carrier continuity equations and Preisach-based ferroelectric model in TCAD [4]. Before the transient \( I_{DS}-V_{GS} \) simulation, we applied quasi-static sweep to initialize certain polarization states and bias conditions. After that, forward and reverse \( V_{GS} \) sweeping is applied in transient conditions as shown in Fig. 2(a). The simulated \( I_{DS}-V_{GS} \) curves are plotted in Fig. 2(b).

RESULTS AND DISCUSSION

From transient NC (TNC) theory [1, 7], it is known that sub-60mV/dec SS is induced under the condition of

![Figure 1: Simulation structures and parameters.](image)

![Figure 2: a) Gate voltage signal. b) The simulated \( I_{DS}-V_{GS} \) curves of MOSFET and FeFET. The parameters of the ferroelectric model are illustrated in the green box. The subthreshold region corresponds to the region where \( I_{OFF} < I_{DS} < I_{th} \).](image)
$|dP/dt| > |dQ/dt|$ in transient case [8-10], where $P$ represents ferroelectric polarization charge area density and $Q$ represents free charge area density. Due to the series relationship of FE-DE-Si layer and the Gauss' law, $A_r$ and SS$_{FEFT}$ of FeFET can be illustrated as follows.

$$ SS_{FEFT} = \frac{\partial V_m}{\partial \log I_{GS}} = SS_{MOSFET} $$

$$ A_r = \frac{dV_m}{dV_{GS}} = 1 - \frac{d(E_{FE} - I_{FE})}{dt} $$

$$ E_{FE} = E_{app} - E_{dep} = \frac{Q}{\varepsilon_0} - \frac{P}{\varepsilon_0} $$

where $E_{app}$ is the applied electric field and $E_{dep}$ is the depolarization field across the FE layer. Define the sweeping rate of gate voltage as $V_{GS}$, then the SS$_{FEFT}$ is proved to be proportional to $(|dP/dt|-|dQ/dt|)^{-1}$ as Eq. (4) shows.

$$ SS_{FEFT} = SS_{MOSFET} \left[ 1 + \frac{t_p}{\varepsilon_0 V_{GS}} \left( \left| \frac{dP}{dt} \right| \left| \frac{dQ}{dt} \right| \right) \right] $$

As for the hysteresis of FeFET, it is reported that the hysteresis of FeFET depends on the hysteresis of extracted Q$_{FE-VFE}$ loop in the FE layer of FeFET [7].

For ferroelectric materials, the domain switching is a positive feedback process [11]. However, when FE is in the NC state, mismatches between $|dP|$ and $|dQ|$ will result in the depolarization effect, which tends to reverse ferroelectric polarization. It will introduce a negative feedback mechanism into domain switching process [12]. Therefore, the actual switched polarization charge depends on the competition between the positive feedback mechanism of polarization switching and negative feedback mechanism of depolarization effect.

When $E_{FE}$ is relatively large, the polarization switching mechanism is dominant. Then larger remanent polarization $P_r$ can result in larger polarization switching speed (Fig. 3(a)) and larger extracted Q$_{FE-VFE}$ loop in FeFET (Fig. 3(b)). According to the analysis above, the larger $P_r$ will lead to the smaller SS (Fig. 3(c)) and the larger hysteresis (Fig. 3(d)) for FeFET. However, when $e_c$ is relatively small, the depolarization effect becomes dominant. Then when $P_r$ increases, the FeFET will meet the “dynamic polarization matching” condition [7] earlier due to the larger $|dP/dt|$ and it will turn to the NC state earlier. Besides, larger $|dP/dt|$ tends to induce larger depolarization field $E_{dep}$. Under the impact of $E_{dep}$, the $|dP/dt|$ corresponding to larger $P_r$ can fall down to a smaller value at subthreshold region as Fig. 4(a) shows and the $V_{FE}$ when FeFET reaches strong inversion becomes smaller as shown in Fig. 4(b). Therefore, when the depolarization effect becomes dominant, larger $P_r$ will lead to the larger SS (Fig. 4(c)) and the smaller hysteresis (Fig. 4(d)) instead.

As for coercive field ($E_c$) of FE, the smaller $E_c$ enables
more domains to switch when the $V_{max}$ (as shown in Fig.2a) is constant, leading to the larger $|dP/dt|$ and extracted $Q_{FE-VE}$ loop as shown in Fig. 5 (a&b). Therefore, the smaller $E_c$ results in the smaller SS and larger hysteresis when polarization switching is dominant at relatively small $P_f$ (Fig. 5(c&d)). However, when FE is in the NC state, domains whose $E_c$ is smaller than $|E_{eq}-E_{dep}|$ will switch back. Then, smaller $E_c$ makes $|dP/dt|$ falls down faster and the smaller $V_{FE}$ when FeFET reaches strong inversion (Fig. 6(a&b)). When the depolarization effect becomes dominant at relatively large $P_f$, smaller $E_c$ results in larger SS and smaller hysteresis as shown in Fig. 6 (c&d).

Figure 6: Simulation results with $P_f=15 \mu C/cm^2$. (a) $dP/dt$-I$SS$ curves, (b) $Q_{FE}$-$V_{FE}$ curves, (c) SS-$E_c$ curves, (d) Hysteresis- $E_c$ curves

Based on the above discussion, it is shown that both $P_f$ and $E_c$ have non-monotonic relationships with the SS and hysteresis of FeFET, and thus the optimization of FeFET needs to be reconsidered for different applications. For low-power logic applications, although the FeFET can obtain steep SS behavior, neither $P_f$ nor $E_c$ can optimize the SS and hysteresis of FeFET simultaneously. The fundamental conflict between SS and hysteresis optimization makes the logic applications of FeFET still challenging. As for the memory applications, large $E_c$ should be chosen to obtain large memory window (MW) since the maximum MW is $2E_c$-$t_{FE}$ [13]. In this situation, the polarization switching mechanism is dominant. Large MW and small writing energy can be obtained with large $P_f$ according to the analysis above. Therefore, ferroelectric material with large $E_c$ and large $P_f$ is recommended for FeFET as a memory device.

CONCLUSION

In this work, the impacts of ferroelectric parameters on FeFET characteristics are thoroughly investigated and simulated based on Preisach model. It is shown that both $P_f$ and $E_c$ have non-monotonic relationships with the SS and hysteresis of FeFET due to the competitive mechanisms between polarization switching and depolarization effect. Design guideline of FeFET for different applications are also reconsidered.

ACKNOWLEDGEMENTS

This work was supported by National Key R&D Program of China (2018YFB2202800), NSFC (61822401, 61851401, 61927901, 61421005) and 111 Project (B18001).

REFERENCES